PMB: 08/18/04 245-66956-01 288665

**PATENT** 

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Ozis et al.

**Application No. 10/683,575** 

Filed: October 9, 2003 Confirmation No. 9457

For: MODELING SUBSTRATE NOISE

COUPLING USING SCALABLE

**PARAMETERS** 

Examiner: --

Art Unit: 2123

Attorney Reference No. 245-66956-01

#### **CERTIFICATE OF MAILING**

I hereby certify that this paper and the documents referred to as being attached or enclosed herewith are being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450 on the date shown below.

Attorney for Applicants

Date Mailed

### INFORMATION DISCLOSURE STATEMENT PURSUANT TO 37 C.F.R. § 1.97(b)(3)

COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

Listed on the accompanying form PTO-1449 and enclosed herewith are several English-language documents. Applicants respectfully request that these documents be listed as references cited on the issued patent.

If the present application was filed after June 30, 2003, copies of United States patents and United States published patent applications do not have to be provided to the Patent Office. This requirement of 37 C.F.R. § 1.98(a)(2)(i) has been waived by the United States Patent and Trademark Office pursuant to the Official Gazette Notice on August 5, 2003 (1276 OG 55). Applicants will provide copies of such patents upon request.

Applicants filed this Information Disclosure Statement ("IDS") before the mailing date of a first Office action on the merits. As a result, no fee should be required to file this IDS.

However, if the Patent Office determines that a fee is required for Applicants to file this IDS, please charge any such fees, or credit overpayment, to Deposit Account No. 02-4550. A duplicate copy of this Information Disclosure Statement is enclosed.

The filing of this IDS shall not be construed to be an admission that the information cited in the statement is, or is considered to be, prior art or otherwise material to patentability as defined in 37 C.F.R. §1.56.

Respectfully submitted,

KLARQUIST SPARKMAN, LLP

Patrick M. Bible-

Registration No. 44,423

One World Trade Center, Suite 1600

121 S.W. Salmon Street Portland, Oregon 97204

Telephone: (503) 226-7391 Facsimile: (503) 228-9446

cc: Client

Docketing

	SEP 0 7 2004 3
INF	RMATION DISCLOSURE STATEMENT
	BY APPLICANT

Attorney Docket Number	245-66956-01
Application Number	10/683,575
Filing Date	October 9, 2003
First Named Inventor	Ozis
Art Unit	2123
Examiner Name	

	Examiner Name			
Examiner's Initials*	Initials* (optional) OTHER DOCUMENTS			
		Blalack et al., "Experimental Results and Modeling of Noise Coupling in a Lightly Doped Substrate," <i>IEEE IEDM 96</i> , pp. 623-626 (1996).		
Blalack, "Switching Noise in Mixed-Signal Integrated Circuits," Department of Electric Engineering, Stanford University, 3 pp. from http://cis.stanford.edu/icl/wooley-grp/tallis/tallis.html (accessed on February 18, 2004).				
	Blalack et al., "The Effects of Switching Noise on an Oversampling A/D Converter,"  1995 IEEE International Solid-State Circuits Conference, pp. 200-201, 367 (1995).  Charbon et al., "Substrate Optimization Based on Semi-Analytical Techniques," IEEE  Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 2, pp. 172-190 (February 1999).			
	Costa et al., "Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC's," <i>IEEE Trans. Computer-Aided Design</i> , Vol. 18, No. 5, pp. 597-607 (May 1999).			
Design," IEEE Transactions on Computer-Aided Design, Vol. CAD-3, No. 2, pp. 126				
		Johnson et al., "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design," <i>IEEE Transactions on Computer-Aided Design</i> , Vol. CAD-3, No. 2, pp. 126-134 (April 1984).		
		•	Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits," <i>IEEE Symposium on VLSI Circuits Digest of Technical Papers</i> , 184-185 (1996).	
				Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits," <i>IEEE IEDM 94</i> , pp. 433-436 (1994).
				Mitra et al., "A Methodology for Rapid Estimation of Substrate-Coupled Switching Noise," <i>IEEE 1995 Custom Integrated Circuits Conference</i> , pp. 129-132 (1995).

EXAMINER DATE SIGNATURE: CONSIDERED:		
--------------------------------------	--	--

<sup>\*</sup> Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Attorney Docket Number	245-66956-01
Application Number	10/683,575
Filing Date	October 9, 2003
First Named Inventor	Ozis
Art Unit	2123
Examiner Name	

	Examiner Name			
Examiner's Initials*	Cite No. (optional)	OTHER DOCUMENTS		
		Öziş, Dicle "An Efficient Modeling Approach for Substrate Noise Coupling Analysis with		
		Multiple Contacts in Heavily Doped CMOS Processes," Masters Thesis, Oregon State		
		University, OR, 93 pp. (2002).		
		Öziş, et al., "A Comprehensive Geometry-Dependent Macromodel for Substrate Noise		
		Coupling in Heavily Doped CMOS Processes," IEEE 2002 Custom Integrated Circuits		
		Conference, pp. 497-500 (2002).		
		Öziş, et al., "An Efficient Modeling Approach for Substrate Noise Coupling Analysis,"		
		IEEE ISAS, pp. 237-240 (May 2002).		
		Pfost et al., "Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC's,"		
		IEEE Journal of Solid-State Circuits, Vol. 31, No. 10, pp. 1493-1501 (October 1996).		
		Pun et al., "Experimental Results and Simulation of Substrate Noise Coupling via Planar		
		Spiral Inductor in RF ICs," <i>IEEE IEDM 97</i> , pp. 325-328 (1997).		
	Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and			
	Microwave Applications," Proceedings 1995 IEEE International SOI Conference, pp			
63 (October 1995).  Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology," <i>IEEE Transaction on Electron Devices</i> , Vol. 44, No. 12, pp. 2252-2261 (December 1997).  Sadate, "A Substrate Noise Coupling Model for Lightly Doped CMOS Processes," Masters Thesis, Oregon State University, OR, 56 pp. (2001).  Samuyadam et al. "A Scalable Substrate Noise Coupling Model for Mixed Signal ICs."				
		Samavedam et al., "A Scalable Substrate Noise Coupling Model for Mixed-Signal ICs,		
		IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 128-131 (1999).		
		Silveira et al., "Efficient Reduced-Order Modeling of Frequency-Dependent Coupling		
		Inductances Associated with 3-D Interconnect Structures," <i>IEEE/ACM Proc. DAC</i> , pp.		
376-380 (June 1995).				
		Smedes et al., "Boundary Element Methods for 3D Capacitance and Substrate Resistance		
in Engineering Software, Vol. 20, No. 1, pp. 19-27 (1994).		Calculations in Inhomogeneous Media in a VLSI Layout Verification Package," Advances		
			Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate	
,		Parasitics," ESSDERC'95 25th European Solid State Device Research Conference, 4 pp.		
		(September 1995).		
		Stanisic et al., "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and		
		Power Distribution Synthesis," IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, pp.		
		226-238 (March 1994).		

EXAMINER	DATE
SIGNATURE:	CONSIDERED:
l	

<sup>\*</sup> Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Attorney Docket Number	245-66956-01
Application Number	10/683,575
Filing Date	October 9, 2003
First Named Inventor	Ozis
Art Unit	2123
Examiner Name	

Examiner's Initials*	·	OTHER DOCUMENTS	
		Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-	
430 (April 1993).  van Genderen et al., "Modeling Substrate Coupling Effects using a Layout-to-Cir Extraction Program," Proceedings of the ProRISC Workshop on Circuits, System Signal Processing, pp. 173-178 (1997).  Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coup		Signal Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 28, No. 4, pp. 420-430 (April 1993).	
		van Genderen et al., "Modeling Substrate Coupling Effects using a Layout-to-Circuit	
		Extraction Program," Proceedings of the ProRISC Workshop on Circuits, Systems, and Signal Processing, pp. 173-178 (1997).	
		Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in	
		RF Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 33, No. 3, pp. 314-323 (March 1998).	
	Verghese et al., "Fast Parasitic Extraction for Substrate Coupling in Mixed-Sign IEEE 1995 Custom Integrated Circuits Conference, pp. 121-124 (1995).		
		Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to	
		Mixed-Signal IC Design," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 31, No. 3, pp. 354-365 (March 1996).	
		Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates," <i>IEEE IEDM 95</i> , pp. 713-716 (1995).	
		Wemple et al., "Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels," 32 <sup>nd</sup> Design Automation Conference, 6 pp. (1995).	

- 1	EXAMINER SIGNATURE:	DATE CONSIDERED:
L		

<sup>\*</sup> Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.